[Wien] compilation problem

[Peter Blaha]

I think you made everything ok.
You are limited by the memory access (50GB/s with DDR4-3200 memory).

The most recent Intel processors support DDR5 RAM, which boosts the 
memory access from 50 to 77 GB/s. They should be significantly faster 
under full load.

Fast memory is more important than clock frequency.

Am 27.11.2021 um 06:37 schrieb SANDEEP ARORA:
> Core i7-11800H

-- 
--------------------------------------------------------------------------
Peter BLAHA, Inst.f. Materials Chemistry, TU Vienna, A-1060 Vienna
Phone: +43-1-58801-165300             FAX: +43-1-58801-165982
Email: blaha at theochem.tuwien.ac.at    WIEN2k: http://www.wien2k.at
WWW:   http://www.imc.tuwien.ac.at
-------------------------------------------------------------------------